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Abstract--In VLSI chips the detail circuit implementation is unknown in nearly all cases; only the 
behavior is known to the user. In this paper, we present a systematic way to detect and to locate both 
stuck-at and bridging faults in input/output pins of integrated circuit chips and printed circuit boards by 
using a sequence of special test patterns which produce distinct output responses. This allows us to test 
all stuck-at and bridging faults in I/0 (input/output) pins independent of the circuit implementation. Some 
examples are given to show how to detect and locate all possible stuck-at and bridging faults in I/O pins 
of RAM (random access memory), and ALU (arithmetic logic unit). The generated test patterns are 
verified by a digital computer to ensure the completeness of test set. A systematic s heme for generating 
tests for locating bridging and stuck-type faults at l/O pins of IC chips is presented. Results of computer 
implementation a d execution of the scheme are reported. 
1. INTRODUCTION 
Recent advances in VLSI have resulted in an exponential growth of  the number of  components 
in a single VLSI  (very large scale integration) chip. However, there is a very limited number of  
pins in an IC (integrated circuit) chip, which makes testing VLSI one of the most difficult problems 
in computer engineering. This problem is aggravated by the fact that the IC manufacturers are not 
willing to release the circuit implementation of  VLSI chips since they are considered as proprietary 
information hence are not available to the users. Yet as users of  IC chips, to guarantee the reliable 
operations of  a system, we need to test these IC chips. From the IC manufacturers'  data book and 
application notes, the users can often find the behavior and partially the architecture of  a VLSI 
chip. The question is: "Given the behavior (function) but not the implementation of  a VLSI  chip, 
how to test the chip?" Increasing attention and interest have been given to this problem [1-4]. 
Testing bridging faults [5-11] is very important due to at least three reasons: (1) Stuck-at faults 
can be considered as a special case of  bridging faults. (2) The possibility of  bridging faults is 
increasing due to the increase in the number of  components in a single chip. (3) Research results 
in testing bridging faults are very limited. 
In this paper, we present a systematic way for testing bridging and stuck-at faults among the 
input and output pins of  standard digital components without the need of knowing the 
implementation of  these components. Section 2 introduces the model and some basic theorems for 
testing feedback bridging faults between the input and output pins of  IC chips. Section 3 discusses 
testing stuck-at faults at I /O lines and bridgings among input lines, output lines as well as feedback 
bridgings between input and output lines in standard digital components. Section 4 presents a 
systematic way to generate tests for locating bridging and stuck-at faults at I/O pins of  IC chips. 
Computer implementation of  the test generation procedure is reported in Section 5. 
We shall consider the AND-bridgings only since OR-bridging can similarly be treated. The 
model [6] in Fig. 1 for representing feedback bridgings of  s multiplicity [7, 8] will be used. In [8], 
a technique for detecting bridging (input, output, feedback bridging,) and stuck-at faults at I /O 
pins of  simple standard components such as counters, adders/subtracters, multipliers, etc. has been 
presented. This paper deals with the detection of  faults at the I/O pins of  complex standard 
tThis work is supported by the U.S. Army Communication Electronics Command under Contract No. 
DAAB07-82-K-J056 and the National Science Foundation under Grant No. MCS8021262. This work was performed 
when S. Xu visited SUNY-Binghamton. 
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Fig. 1. The model of feedback bridging faulty network. 
components including RAM and ALU. Bridging and stuck-at faults at any I/O lines of RAM, 
including the address lines, can be detected. 
2. SOME THEOREMS FOR TESTING BRIDGING AND STUCK-AT FAULTS 
LEMMA 1 
For a circuit realizing an n-input, m-output function, the feedback fault between xi and Fk (xt, 
x2 . . . . .  xg . . . . .  x,) (! ~< k ~< m) denoted by FBF(x~, Fk) can be detected by the sequence (Rk, Mk) 
where Rk is the pattern for reseting Fk to 0 and M~ is the minterm of Fk which will become a 
non-minterm of Fk if x~ = 0. 
Proof Case I: If Fk(Rk)= 1, the fault is detected. 
Case 2: IfFk (Rk) = 0, then Mk is applied. Fk (Mk) = 1 for the good circuit and Fk (Mk) = 0 
for circuit with feedback faults between ,,q and Fk by the definition of Mk. 
For a multiple-output circuit, we can take advantage of the sequential nature of feedback 
bridging faults and multiple observing points to detect this kind of fault by observing all the 
components of the output vector instead of just one output line (refer to an example in Section 
4). The following theorem shows the condition for detecting feedback bridging between inputs and 
output lines. 
THEOREM 1 
Let ~ = (t~, t~ . . . . .  t~) and Zj = (F~,F~ . . . . .  F~) be an input pattern and the corresponding 
output vector, respectively, for a network with inputs x~, x2 , . . . ,  x~ and outputs Ft, F2 . . . . .  Fro. 
Then the feedback bridging fault between input line x~ and output line Fk denoted by FBF(x~, Fk) 
can be detected by applying input sequence (T~, Ts), if T~, T~ satisfy the following conditions: 
and 
then 
(1) Zr(T,)=(F] . . . . .  F~_~, O, F~+, . . . . .  F~,); 
(2) Let Ts = (t~ . . . . .  t~_,, 1, t~+l . . . . .  t~,) 
TI = (t~ . . . . .  t~_ 1,0, t~+, . . . . .  t~) 
Fk(T~)=0 and Zs(T;)#Zs(T~). 
The above two conditions mean that input pattern T, resets the kth output to 0. Following T,, 
if we apply Ts, then the circuit with feedback AND-bridging between the kth output and the ith 
input will change T, to T~ which yield two non-identical output vectors. Zs(T'~) ¢ Zs(T,) means 
that there exists at least one output which is sensitive to the ith input line. In specific cases, two 
patterns T,, T, mentioned above can be determined by employing the theorem below. For a single 
output circuit, we obtain the following collorary as a special case of Theorem 1. 
DEFINITION 1 [5] 
A minterm X = (x~ . . . . .  x,) of a Boolean function F of n variables is the lightest minterm (LM) 
of F, if it contains the least number of uncomplemented variables. In other words, if F(X) = l and 
there does not exist another minterm YofFsuch  that I YI < IX[, i.e. F(Y) = 0 for any Y, I YI < IX[, 
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where 
I YI = ~ y,; IXl = ~ x,. 
i=1  i=1 
COROLLARY 1 [5] 
All feedback bridging between inputs and the output in any network are detectable by a sequence 
[0, LM), where 0 = (0, 0 . . . .  ,0). 
The above corollary is true since from the model shown in Fig. 1, we see that the output sequence 
is 01 for the good circuit and 00 for the bad circuit. Generally speaking, for an m-output circuit, 
i f0 is a minterm for every function Fk, i.e. Fk (0) = 1 (k = 1 . . . . .  m) ,  then input pattern 0 is a single 
test pattern to detect all feedback bridging faults between input lines and the output lines since 
the ith output will become zero if a bridging occurs between these input lines and the ith output. 
In general, we have the following theorem. 
THEOREM 2 [7] 
Any set of input patterns (Tt, T 2 . . . . .  TN) such that Fk (~)  = 1 (k = 1 . . . . .  m;j  = 1 . . . . .  N )  and 
N 
1-I r =o 
j= l  
is the test set for detecting all feedback bridgings (where H denotes a component-wise multi- 
plication). 
This theorem says that for every input variable xi there exists at least one input pattern Tj with 
a 0 for xi. ~ will detect feedback bridging between x~ and the outputs. For bridging faults at input 
and output lines, the following theorems are given. 
THEOREM 3 [7] 
The bridging faults (x~...x~) in an m-output network are detectable if and only if there exist 
at least one input combination (cq . . . .  , ~s, x,+~ . . . . .  x,); A = (cq . . . . .  cts), A :#0, 1 and a k 
(1 ~< k ~< m) such that F k (al . . . .  , ~s, Xs+ 1 . . . .  , x,,) :# Fk (0 . . . . .  0, xs+ t . . . .  , x,). The left hand side 
of the above expression is the fault-free function while the right hand side is the faulty function. 
THEOREM 4 [7] 
Let T = (T1 . . . . .  TN) be a set of input patterns, then T detects all output bridging faults if and 
only if in the (N x m) output matrix 
all columns are distinct. 
I 
F, (.T,)... Fm(T, )] 
F(T) = • 
IF, ('r,,) F~(TN) 
For input and output stuck-at faults, the following theorems can be applied. 
THEOREM 5 
Let 
tl . . . .  t~] 
T = (T , ,  T 2 . . . . .  TN) = " 
IlL 
be a set of test patterns. T detects all stuck-at faults in input lines xl • • • x,, if and only if (1) Matrix 
T contains neither column 0 (i.e. all components of the column are zeros), nor column 1 (all 
components of the column are ones). (2) For every i (1 ~< i ~< n), there exist j (1 ~<j ~< N) and k 
(1 ~<k ~<m) such that F k (t~ . . . .  , t{_l,0, t{+~ . . . . .  t{) # F k (t~ . . . . .  t{_l, 1, t~+l . . . .  t{). 
Proof.  (1) Column 0 (1) in T cannot detect stuck-at-l(0) faults. 
(2) Good and bad circuits produce different outputs for at least one function. 
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THEOREM 6 
Input matrix T = (T~ . . . . .  TN) detects all stuck-at faults at output lines in a m-output network, 
if and only if the corresponding output matrix 
Fl (T,~) Fm(TN)J 
contains neither column 0 nor column I. 
Proof. T with column 0 (I) cannot detect stuck-at-l(O) faults. 
3. DETECT ION OF STUCK-AT  AND BRIDGING FAULTS 
The testing of faults (including both stuck-at and bridging faults) at I/O (input/output) pins in 
a complex network such as LSI or VLSI is an important part of functional testing. In this section, 
we shall develop a technique to detect all possible permanent faults of I/O pins in a complex 
network without knowing its implementation. Based on the previous section, the following five 
types will be considered: 
(1) bridging faults among input lines; 
(2) bridging faults among output lines: 
(3) feedback bridging faults between inputs and outputs; 
(4) stuck-at faults at inputs; 
(5) stuck-at faults at outputs. 
Let us consider a network realizing function F(n,m) with n inputs and m outputs. Let 
T = (T~ . . . . .  TN) and F(T) = (Ft (T) . . . . .  F m (T)) be the input (stimuli) and the output (response) 
matrices, respectively. From the above theorems, we can see that for T to detect faults in the 
network, the input matrix T and output matrix F(T) should have the following properties: 
Property 1. For detecting faults in I/O pins, neither matrix T nor F(T) may contain identical 
columns and therefore, it must have N input patterns where N ~> max [log2n, log2 m] and n, m are 
the numbers of input and output lines respectively. 
Property 2. For detecting stuck-at faults, neither matrix T nor F(T) should contain columns 0 
and 1, and for each input line xi (1 ~< i ~< n) there must exist at least one j  (1 ~<j -%< N) and one k 
(1 ~< k ~< m) such that 
Fk(tJl . . . . .  tll I 1, 0 ,  tJi+' . . . . .  t J)  ~ Fk(  tj . . . . .  tit 1, l ,  t i+  1 . . . . .  t J ) .  
Property 3. Feedback bridging faults can also be detected by satisfying and applying Theorems 
1 and 2. 
Based on the above three properties, the single stuck-at faults and bridging faults in I/O pins 
of standard digital components can be detected by only applying very few patterns without 
knowing the implementation f these functions. As an example, let us consider an 8-bit (xt . . . . .  Xs) 
RAM (random access memory) with 4 address lines (A~...  A4) and one Read/Write control line 
C. (C = 1 for the Read mode, C = 0 for the Write mode). The function of this RAM is: 
(z l , . . .  ,Zs) = F(C,  AI . . . . .  A4,xl . . . . .  x~); 
(z~ . . . . .  z8) = (xt . . . . .  Xs) located in address AI . . . . .  A4, if C = 1 
(zt . . . . .  z 0=(0  . . . . .  0) if C=0.  
We assume that the outputs for RAM will be stored in an output register and all memory cells 
are reset to zeros before testing. The following input pattern matrix can detect all possible faults. 
Here we write in five 8-bit numbers sequentially followed by reading out in the reverse order: 
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C A 4 A 3 A 2 ,41 x 8 x 7 x 6 x 5 x 4 x 3 x 2 x I z 8 z 7 z 6 z 5 z 4 z 3 .72 .71 
1 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 0 0 0 0 
2 0 0 1 1 1 0 0 1 1 0 0 1 1 0 0 0 0 0 0 0 0 
3 0 0 0 1 1 0 1 0 1 0 1 0 1 0 0 0 0 0 0 0 0 
4 0 0 0 0 1 1 0 1 0 1 0 1 0 0 0 0 0 0 0 0 0 
5 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 
6 1 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 
7 1 0 0 0 1 0 0 0 0 0 0 0 0 1 0 1 0 1 0 1 0 
8 1 0 0 1 1 0 0 0 0 0 0 0 0 0 1 0 1 0 1 0 1 
9 1 0 1 1 1 0 0 0 0 0 0 0 0 0 0 1 1 0 0 1 1 
10 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 
It is easy to see that these two matrices atisfy the above three properties. For example, if x8 stuck-at 
0, then (00101010) will be written into RAM when pattern No. 4 is applied and (00101010) will 
be read out when pattern No. 7 is applied. If A2 stuck-at 1, the output will be (01010101) instead 
of (10101010) when pattern No. 7 is applied since it becomes pattern No. 8. When pattern No. 4 
is applied, bridging between At and A2, A3, A4 will change the address from 0001 to 0000 during 
writing. When pattern No. 7 is applied, 11 ...1 instead of 10101010 will be read out. If A2 and 
x 8 are shorted together, then the output will change to (10101010) when pattern No. 8 is applied 
since it becomes pattern No. 7. If there is a feedback bridging between C and z7 then output will 
change to (00000000) while pattern Nos 7, 9 and 10 are applied since C becomes 0 and hence the 
RAM changes from the Read mode to the Write mode. Pattern No. 6 detects any feedback bridging 
between zl, z2 . . . .  , Zs and x~, x2, • . . ,  Xs, A~, A2, A3, ,44. Any bridging among output lines changes 
the output matrix. 
Table 1 (see Fig. 2A) 
Active high data 
M = L Arithmetic operations 
M=H 
Selection Logic C, = 0 C, = 1 
S 3 S 2 S t S O functions ~=I=H ~=O=L 
L L L L F=,~ F=A F=A PLUS I 
L L L H F=A+B F=A+B F=(A+B)  PLUS 1 
L L H L F=,~B F=A+t i  F=(A+I ] )  PLUS 1 
L L H H F=0 F= MINUS 1 (2's COMPL) F =ZERO 
L H L L F=AB F=APLUSAI ]  F=APLUS AI~PLUS 1 
L H L H F=I ]  F=(A+B)  PLUS All F=(A+B)  PLUS An PLUS 1 
L H H L F=A~B F=A MINUS B MINUS 1 F=A MINUS B 
L H H H F=AI~ F=AI ]MINUS 1 F=At ]  
H L L L F=~+B F=APLUS AB F=A PLUS AB PLUS 1 
H L L H F=A~B F=APLUS B F=A PLUS B PLUS 1 
H L H L F=B F= (A -1] )  PLUS AB F=(A+I ] )  PLUS AB PLUS 1 
H L H H F=AB F=AB MINUS 1 F=AB 
H H L L F=I  F=APLUSAt  F=APLUS A PLUS 1 
H H L H F=A+[ I  F=(A+B)  PLUSA F=(A+B)  PLUS A PLUS 1 
H H H L F=A+B F=(A+~)  PLUSA F=(A+B)  PLUSAPLUS 1 
H H H H F~A F=AMINUS 1 F=A 
t Each bit is shifted to the next more significant position, 
Finally, according to Theorem 1, pattern No. 5 followed by pattern No. 6 will detect any 
feedback between C and any set of output lines. We note also that the technique presented here 
will be more efficient when testing a complex network with more output lines. Let us consider an 
ALU (arithmetic logic unit--SN54181) whose signal designations and block diagram are shown 
in Figs 2 and 3, respectively, and whose function table is given in Tables 1 and 2. We shall use 
the active-high data in Fig. 2. According to the above three properties, we generate the following 
test patterns to detect all five types of faults in I/O pins of this ALU: 
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M ~ $3 $2 $1 So A3 A2 Ai A0 B3 B2 BI B0 F3 F2 FI F0 Q,+4 X Y 
-0 1 1 0 0 1 0 0 0 0 1 1 1 1 i 1 1 1 1 1 0 
0 1 0 0 1 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 
1 0 0 1 0 0 0 0 1 1 0 0 1 1 1 1 0 0 1 0 0 
0 0 1 0 0 0 1 0 1 0 i 0 1 0 0 1 0 1 0 1 1 
0 0 1 0 0 0 0 1 0 1 0 1 0 1 1 0 1 1 1 0 1 
0 0 0 1 1 0 1 1 1 1 0 0 0 0 1 1 1 1 0 1 1 
A=B 
1- 
1 
0 
0 
0 
1 
Table 2 (see Fig. 2B) 
Active low data 
M = L Arithmetic operations 
M=H 
Selection Logic C, = 0 C, = 1 
S 3 S 2 S I S o functions C .=0=L C .=I=H 
L L L L F=,~ F=AMINUS 1 F=A 
L L L H F=AB F=AB MINUS 1 F=AB 
L L H L F=~.+B F=AB MINUS 1 F=AI ]  
L L H H F= 1 F= MINUS 1 (2's COMPL) F= ZERO 
L H L L F=A+B F=APLUS (A+B)  F=APLUS (A+I ] )PLUS 1 
L H L H F=I ]  F=ABPLUS (A+B)  F=ABPLUS(A+I ]PLUS 1 
L H H L F=A~)B F=AMINUSBMINUS 1 F=AMINUSB 
L H H H F=A+B F=A+B F=(A+B)  PLUS 1 
H L L L F=/~B F=APLUS (A+B)  F= A PLUS (A + B) PLUS 1 
H L L H F=A~B F=APLUS B F=APLUS BPLUS 1 
H L H L F=B F=ABPLUS (A+B)  F=ABPLUS (A+B)  PLUS I 
H L H H F=A+B F=A+B F=(A+B)  PLUS I  
H H L L F=0 F=APLUSAt  F=APLUSAPLUS 1 
H H L H F=AB F=ABPLUS A F= AB PLUS A PLUS 1 
H H H L F=AB F=AB PLUS A F=AI ]  PLUS APLUS I 
H H H H F=A F=A F=APLUS 1 
? Each bit is shifted to the next more significant position. 
To detect these faults, the theoretical ower bound of the number of test patterns is 4 (4 > log 2 14, 
where 14 is the number of input lines); however, now we can detect the faults by only using 6 
patterns which are just 2 more patterns than the lower bound. Both input and output matrices 
satisfy the three properties. Verifying by computer, these two matrices can detect all five types of 
single faults in I/O pins of this circuit. 
For convenience, let us take a look at matrix I. Each column in matrix I differs from the others, 
and satisfies Properties 1 and 2, so the stuck-at and bridging faults will be detected by observing 
the output matrix. The feedback bridgings between inputs and outputs are also detected by using 
the test patterns in Table 3. The numbers in Table 3 refer to the pattern numbers in matrix I. 
Table 3 
C~+4 F3 F2 1~ F 0 X Y A = B 
M 1 1 1 1 1 1 4 1 
~,,, 3 6 6 6 6 6 6 6 
S 3 2 2 2 2 2 2 6 2 
$2 1 1 1 1 1 1 4 1 
S I 1 1 1 1 1 1 4 1 
S O 2 2 2 2 2 2 4 2 
A 3 1 1 1 I 1 1 5 1 
A 2 1 1 1 1 1 1 4 1 
A I 1 l 1 I 1 1 5 1 
A o 1 1 1 1 1 1 4 1 
B~ 2 2 2 2 2 2 5 2 
B 2 2 2 2 2 2 2 4 2 
B~ 2 2 2 2 2 2 5 2 
B 0 2 2 2 2 2 2 4 2 
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iA); 
(7)--~ 
(8)~ 
(2)(I) (23)(22) (21)(20) 119)(18) 
I I  I I  I I  I I  
t A 0 80 A 1 B~ A2 Bz A3 83 / 
| 
n sN54/74181 A= B~' -  (14) 
/ 
l FO F1 F2 F3 C"+4 Yx/  
I I ] I ? I I  
{9) (10)(11) (13) (16) (17)(15) 'l 
I 
(3](4) (1) (2) (14)(15) 15)(6) 
11 I I  I I  I1 
YoXo Y~ Xl Y2 X~ YaX3 J 
(1p) I X F (7 )  q Cn SN54/74182 Y;(IO) 
Cn+,r Cn+y Cn+# 
112} [11) (9) 
(7]~ 
(8)-- 
(2) 11) (23)122) 121)120) 119)118) 
t A o B o A 1 B 1 A 2 B z A]B 3 
n SN54/74181 G A]B (14) 
F 0 F I F 2 F 3 Cn,4 
9 10 111) (13) (16) (17)(15) lj 
r, 
131(41 111(21 114X151 15)(61 
I~C n SN54/74182 / 
| co,, c.+y c~+, | 
1 I I 
(12) (11) (9) 
Fig. 2. ALU signal designations for Texas Instruments SN54181 and SN74181 ALUs. The logic functions 
and arithmetic operations obtained with signal designations a in (A) are given in Table 1; those obtained 
with the signal designations of (B) are given in Table 2. 
C#÷4 
PorX 
.o 
F~ 
A:B 
)E>44 
"--3E>- 
xE> 
MO 
c,,c~ 
Fig. 3. Functional block diagram of the Texas Instruments 5N54181 and 5N7418l ALUs. 
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If we double the width of data lines A and B to 8, only one extra pattern is required as shown 
2 
3 
II = 4 
5 
6 
7 
below. 
M~ 
1 -0 1 
01 
10  
00  
00  
00  
10  
S A B 
lOO1 00000000 l l l l l l l l  
OOlO 00000000 00000000 
OlO0 OOllOOll OOllO011 
lO00 lOlOlOlO lOlOlOlO 
1001 01010101 01010101 
0110 l l l l l l l l  00000000 
0001 l l l l0000 11110000 
~n+4 
-1 
1 
1 
0 
1 
0 
1 
F X Y 
II111111 1 0 
11111111 1 0 
11001100 0 0 
01010101 1 1 
10101011 0 1 
11111111 1 1 
000011|1 0 0 
A=B 
1- 
1 
0 
0 
0 
1 
0 
Let 
A 4 
000C 
000C 
0011 
101C 
0101 
l l l l  
g 4 
1111 
0000 
0011 
1010 
010l 
0000 
- - 
S 4 
-,oo,- Flllll 
OOlO / l l l l |  
o~oo /l lOO| 
lOOO V:= |O~Ol| 
1001 / lO l l /  
_OllO_ L l l l l l  
F 4 ~-- I 
l l l l  
1111| 
11001 
0101| 
1010] 
l l l l j  
M= 
0 
0 
1 
0 
0 
0 
C 0 
1 
1 
0 
0 
!0 
0 
1 
C4~ 0 
1 
L°. 
- i "  -0- 
0 
X= 0 y= 0 
1 
1 
1 
"A  = B"  = 
1 
1 
0 
0 
0 
1 
Tn = 
T~= 
2 n 2 n i llllOOOO  llOOOO...  1,l lll, OOO, l ... 
1111111100000000 . . . . . .  1111111 i 00000000 
i l l . i .  . . .  1~1 000 . . .  ooo j 
2 n 2 n 
_ A, A. 
'O000111100001111 ...~ ~... O000111100001111']t 
000000001 . . . . . .  111111 . . . . .  0000000011111111 / 
000. . ' . ' '  . . .  000 111.. .  ' ' '  . . .  l l l . J  
n -1  
n -1  
Then the results can be generalized to those ALU with 4n (n = 1, 2 . . . . .  ) data input lines. The I/O 
matrices are given below. 
III = 
n n n 
M Co S 4 ~  ~ C 4 ~ X  Y A=B iiooool ][i ooo] 0 T~ T~ T; 
0 0001 0 0 0 
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r = 4n, n = 2 p-~ (p = 1, 2 . . . .  ) where r is the number of bits in an operand, n is the number of 
matrices A4, B4 and F4. 
4. LOCATION OF STUCK-AT AND BRIDGING FAULTS 
In this section, we shall develop a systematic way to detect and locate stuck-at or bridging faults 
in a complex circuit. Instead of finding tests by hand, we can now generate them easily and quickly 
by a computer without considering the implementation f the circut-under-test. This test generation 
technique has been programmed and its implementation is given in Section 5. 
For convenience, let us first consider an up-counter with five input lines (one line for the count 
control and four lines for the input data) and four output data lines. The following matrix, called 
standard input matrix, with 6 test patterns, called standard patterns, can detect all possible faults 
at the I/O pins of this counter. 
1 
2 
3 
4 
5 
6 
C x 4 x 3 x 2 Xl 
-0 0 0 0 0 
0 0 0 0 1 
0 0 0 1 1 
0 0 1 1 1 
0 1 1 1 1 
1 1 1 1 1 
Z4 Z3 Z2 ZI 
-0 0 0 0 
0 0 0 1 
0 0 1 1 
0 1 1 1 
1 1 1 t 
0 0 0 0 
(1) If there is any stuck-at fault at an input line then (i) pattern I or 6 will be changed (for 
stuck-at-l, pattern 1 will be changed; for stuck-at-0, pattern 6 will be changed): (ii) there will be 
at least two identical patterns. Consequently, the output (response) matrix will also be changed. 
For example, if x3 stuck-at-l, then the matrices will be: 
changed ---, 
identical ( 
X3 
0 0 1 0 0- 
0 0 1 0 1 
0 0 1 1 1 
0 0 1 1 1 
0 1 1 1 1 
1 1 1 1 1 
0 1 0 
0 1 0 
0 1 1 
0 1 1 
1 1 1 
0 0 0 
0 ~ changed 
1 
1 ~ identical 
1 
1 
0 
(2) If there is a stuck-at fault at output lines, then the output matrix will have a 0 column for 
stuck-at-0 or a 1 column for stuck-at-1. 
(3) If a bridging fault occurs between any two inputs, then the corresponding two columns will 
be identical which will result in two identical adjacent rows (pattern) in the input matrix and, 
consequently, produces two identical adjacent rows in the output matrix. For example, if x4 and 
x~ are shorted together, then the I/O matrices are: 
X4 
7 0 0 
identical \ 0 0 
0 0 
0 0 
0 1 
1 1 
0 0 
0 0 
0 1 0 
1 1 0 
1 1 1 
1 1 1 
identical 
X 
0- 
0 
and 
0 0 0 
0 0 0 
0 0 1 
0 1 1 
1 1 1 
0 0 0 
0 ~ identical 
0 
0 
0 
1 
0 
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Table 4 
x~ x2 x3 x4 C 
z I 1.2 2 2 2 2 
z 2 1.2 2.3 3 3 3 
z 3 1.2 2.3 3.4 4 4 
z 4 1.2 2.3 3.4 4.5 5 
(4) I f  there is a bridging fault between two output lines then the two corresponding columns in 
the output matrix will be identical. 
(5) According to Theorems 1 and 2, applying these test patterns equentially, we can also detect 
the feedback bridging fault between input and output lines. Pattern 1 followed by pattern 2 detects 
FBF(z~. x~). Pattern 2 tests FBF(z~,x2 to x 4 and C). Pattern 3 tests FBF(z2, x3 and x 4 and C), 
etc. 
The test sequences for detecting all feedback bridgings are given in Table 4. In Table 4, let us 
first examine FBF(x~, z~). By Theorem 1, pattern No. 1 resets z~ = 0 and x~ = 1 in pattern No. 2 
for a good circuit, but x, = 0 for a bad circuit because of the feedback AND-bridging between x~ 
and z~. Therefore, the response vector to input pattern No. 2 is (0000) instead of (0001). As a result, 
the consequence consists of test pattern No. 1 followed by test pattern No. 2, denoted by (1,2) 
in Table 4, can detect FBF(x~,z0. The same sequence (1,2) can detect FBF(xl,z2) since 
FBF(x~, z2) satisfies the conditions in Theorem 2 because the second output vector will change from 
(0001) to (0000) if the feedback fault between x~ and z2 occurs. 
As we have seen in this example, both single stuck-at and bridging faults can not only be detected 
but also located. For example, if row 4 and row 5 in the output matrix are identical, then a bridging 
fault between C and x4 is located; if row 1 in the output matrix is (1000) then x4 stuck-at-1 is located 
since column z4 is not a 1 column. 
From the above discussion, the following conclusion is made. If  we apply the standard input 
matrix to a network, the output (response) matrix satisfies the following four conditions: (1) no 
identical adjacent rows, (2) no identical adjacent columns, (3) no 0 column, (4) no 1 column then, 
the input matrix can detect and locate all single stuck-at and bridging faults in the I/O pins of this 
network. Furthermore, if these two matrices atisfy Theorems 1 and 2, then feedback bridgings 
can also be detected. 
In order to handle the location of faults, let us consider the following general cases (general 
standard input matrix): 
I=  
1 2 
1 1 
0 1 
0 0 
0 0 
0 0 
. . • 
• . . 
. . , 
1 . .  
. . 
0 . .  
n 
n+l  
Z = 
F1 1 
F2 2 
_Fn+l_ n + 1 
Generally speaking, an n-input function needs an (n + 1) × n standard input matrix I. Each column 
is assigned an order number according to the number of ones in the column. Similarly, each row 
is also assigned a number according to the other with which they are applied. Then, a fault can 
be located by just checking the output matrix Z. Table 5 shows how to locate the faults in input 
lines. 
Note that it is not necessary for the standard patterns mentioned above to have the shape like 
I. The only condition to be satisfied is one and only one component (or position) is distinct between 
two adjacent rows in the input matrix (i.e. Hamming distance = 1) and row i + 1 has one more 
0 than row i (1 ~< i ~< n) with the first row containing all ones. This makes the standard patterns 
much more flexible and feasible to fit most of the standard logic components. Furthermore, since 
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Table 5 
Rows i and i + 1 
are identical 
Is Row I 
correct? 
Is Row n + 1 
correct? Fault location in input lines 
(i)-(i + 1) 
i.e. a fault causes Row i 
to change to Row i + I 
Yes 
“0 
Yes 
yes 
1. AND-bridging between line i and one or more of lines 1 to i - 1 
2. Line i stuck-at-O. 
Line i stuck-at-o. 
no Multiple faults: one fault is AND-bridging between line i and one or more 
of lines I to i - I. The other faults are line j stuck-at-l, where j # i. 
n0 no Multiple faults: one fault is line i stuck-at-0 or bridging with lines 1 to i - 1. 
The other faults are line j stuck-at-l where j # i. 
(i + l)+i 
i.e. a fault causes Row i + I 
to change to Row i 
yes 
“0 
I. OR-bridging between line i and one or more of lines i + 1 to n. 
2. Line i stuck-at-l. 
Line i stuck-at-l. 
no Yes Multiple faults: one fault is OR-bridging between line i and one or more of lines 
i + I to n. The other faults are line j stuck-at-o, where j # i. 
no “0 Multiple faults: one fault is line i stuck-at-l or OR-bridging with line i + 1 
to n. The other faults are line j stuck-at-o, where j # i. 
the scheme for generating standard test patterns is systematic, it is easy to program and generate 
the suitable standard patterns by a computer. 
Now we generate the standard patterns for detecting and locating the faults in the ALU shown 
in Section 3. Calculating by a computer, we obtain the following input and output matrices: 
1 
2 
3 
4 
5 
6 
7 
8 
9 
10 
11 
12 
13 
14 
15 
m en s3 s2 s, so 4 A, A, Ao B, B, B, Bo c n+4 F4 F, F, Fo 
1 1 1 1 1 1 1 1 1 1 1 1 1 1’ 0 1 1 1 1 
0 1 1 1 1 1 1 1 1 1 1 1 1 1 0 1 1 1 0 
0 0 1 1 1 1 1 1 1 1 1 1 1 1 0 1 1 1 1 
0 0 1 1 1 1 1 1 1 0 1 1 1 1 0 1 1 1 0 
0 0 1 1 1 0 1 1 1 0 1 1 1 1 0 1 1 0 1 
0 0 1 1 1 0 1 1 1 0 1 1 1 0 0 1 1 1 0 
0 0 0 1 1 0 1 1 1 0 1 1 1 0 1 0 0 0 0 
0 0 0 1 1 0 1 1 1 0 1100 1 0 0 1 0 
0 0 0 1 1 0 1 1 1 0 1 0 0 0 1 0 1 1 0 
0 0 0 1 1 0 1100 1 0 0 0 1 0 1 0 0 
0 0 0 1 1 0 1 0 0 0 1 0 0 0 1 0 0 0 0 
0 0 0 1 0 0 1 0 0 0 1 0 0 0 1 1 0 0 1 
0 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 1 0 0 1 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
1 2 6 13 11 4 14 10 9 3 12 8 7 5’ 1 2 3 4 5 
As we have seen, no two adjacent rows and columns in the output matrix are identical. Therefore, 
from the above discussion, we conclude that these standard patterns can not only detect but also 
locate stuck-at and bridging faults in I/O pins of this ALU. Furthermore, if the test patterns are 
applied sequentially in the reverse order (i.e. first apply test pattern No. 15, then No. 14, etc.) then 
all feedback bridging faults can also be detected. For example, test pattern No. 15 followed by 
pattern No. 14 will detect feedback bridging between the F, and A,. Bridgings between all other 
inputs and C, +4, F,, F,, can be detected by pattern No. 14. Pattern No. 4 followed by No. 5 will 
detect all bridgings between F1 and any inputs except m, C,, A,, and So. 
Another example for detecting and locating both bridging and stuck-at faults by our systematic 
scheme is a 4-bit full ADDER with fast carry, namely the Texas Instruments SN5483A, shown 
in Figs 4 and 5. By computer calculation, we obtain the following input patterns and output 
responses. 
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B 4 T. 4 C 4 C O GND B 1 A 1 T, 1 
16 15 14 13 12 11 10 9 
1 1 I I 1 
t T. C 4 C 0 B 1 A~ B4 Y"l 
A4 A 2 
~3 A3 B3 ~Z Bz 
A4 T'3 A3 B3 Vcc ~'2 B2- Az 
Function table 
Output 
Input When C o= L/When C 2= L When C o= H/When C 2= H 
A I IA 3 B//B 3 A21A 4 B2/B 4 E~ IE3 E21T4 C21C4 Z~ IE3 E21E4 C21C4 
L L L L L L L H L L 
H L L L H L L L H L 
L H L L H L L L H L 
H H L L L H L H H L 
L L H L L H L H H L 
H L H L H H L L L H 
L H H L H H L L L H 
H H H L L L H H L H 
L L L H L H L H H L 
H L L H H H L L L H 
L H L H H H L L L H 
H H L H L L H H L H 
L L H H L L H H L H 
H L H H H L H L H H 
L H H H H L H L H H 
H H H H L H H H H H 
Fig. 4. Signal designations and function table for the Texas Instruments SN5483A 4-bit binary FULL 
ADDER WITH FAST CARRY. In the table, H designates high and L, low level. Input conditions at 
A~, B~, A2, B 2 and C O are used to determine outputs ~ and ~2 and the value of the internal carry C 2. 
The values at C 2, A 3, B 3, A 4 and B 4 are then used to determine outputs Y3, Z 4 and C 4. 
1 
2 
3 
4 
5 
6 
7 
8 
9 
10 
Input pattern 
Co A4 A3 A2 Aj B4 B3 B2 B1 
-0  0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 1 
0 0 0 0 0 0 0 ! 1 
0 0 0 0 0 0 1 1 1 
0 0 0 0 0 1 1 1 1 
0 0 0 0 1 1 1 1 1 
0 0 0 1 1 1 1 1 1 
0 0 1 1 1 1 1 1 1 
0 1 1 1 1 1 1 1 1 
1 1 1 1 1 1 1 1 1 
5 
6 
7 
8 
9 
10 
C4 
1 -0  
2 0 
3 0 
4 0 
0 
1 
1 
1 
1 
1 
Output 
E4 E3 E2 Et 
0 0 0 0 
0 0 0 1 
0 0 1 1 
0 1 1 1 
1 1 1 1 
0 0 0 0 
0 0 1 0 
0 ! 1 0 
1 1 1 0 
1 1 1 1 
All possible faults can be detected and located by applying the above ten patterns sequentially to 
the circuit. For  example, if output row 6 (10000) changes to row 5 (011111), then the bridging 
between A2 and A1 can be located. 
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(16) 
B4 
(I) 
A 4 
J[ i"i (4) B 3 
(3) ~ T 
A 3 ~ 
(7) 
(8) 
A2 
I 
B1 (11) I 
A ( I0 ) i [ ' -~_  T 
Co (13) C~ 
(14) 
(15) 
(2) 
(6) 
(9) 
C4 
~3 
~z 
Y'l 
Fig. 5. Functional block diagram of the Texas Instruments SN5483A 4-bit binary FULL ADDER WITH 
FAST CARRY. 
5. COMPUTER IMPLEMENTATION 
In order to verify the correctness of the six patterns in matrix I of Section 3, the most 
straightforward way is to simulate all possible single faults and check the output in matrix ! to 
see whether the faulty output matrices are distinct from the original one. If none of the output 
matrices of the faulty network are identical to the original matrix for the fault-free network, then 
it means that the six patterns in matrix I are capable of testing all five types of faults. Since, in 
this special case, the stuck-at faults are easy to detect by hand, we just verify the detection of 
bridging faults at input lines by a microcomputer (Perkin Elmer 8-32). Program A is written to 
simulate the function of the Texas Instruments SN54/74181 given in Fig. 2 and Tables 1 and 2. 
The program has verified that the patterns in matrix I can detect all possible bridging faults among 
input lines by simulating the bridgings among 2-6 input lines systematically and checking the 
corresponding outputs. The program has 120 statements and is written in FORTRAN VII. It 
occupies 5K bytes of memory space. The executing time of this program is only approx. 0.5 s. 
Program B has been written for computer generation of test patterns for systematic detection 
of stuck-at and bridging faults presented in Section 4. Based on the discussion in that section, 
Program B performs the following two tasks: 
(1) Starting with a pattern of all zeroes, change ach successive pattern by adding a 1. However, 
all ones in the new pattern must be in the same columns as the last pattern just generated except, 
of course, the 1 most recently added. 
(2) Each time a new input pattern is created, its corresponding output pattern is generated and 
compared with the output of the previous pattern. If the two outputs are the same, then the position 
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of the I just added is moved to the left one position and another output is created. This process 
continues for as many times as the 1 can be relocated. If no different pattern can be found, then 
the program must back up one row and change the position of the logic 1 in the input coding in 
that row and repeat he above process. Program B is also written in FORTRAN VII. It contains 
175 statements occupying 10K bytes of memory space. The executing time is, of course, dependent 
upon what logic network (IC chip) is to be tested. The execution time for Program B is about 3 s 
for ALU SN54181/74181 (shown in Fig. 2 and Tables 1 and 2) and about 1 s for ADDER SN5483A 
(shown in Fig. 4). 
6. CONCLUSION 
The lack of knowledge on the implementation f IC chips and systematic ways to test VLSI 
makes the diagnosis of IC chips a very difficult problem. Ad hoc methods for test generation 
cannot guarantee 100% testability and often miss the coverage of the faults in important lines. 
Many faults in a printed circuit board occur at the I/O pins. This paper presents a systematic 
method for detecting and locating bridging and stuck-at faults at the I/O pins of LSI/VLSI chips 
and printed circuit boards. The method has been programmed in FORTRAN and examples have 
been verified by a digital computer. 
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